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Abstract: In this work, an analytical model for sub-threshold conduction parameters has been demonstrated for short-
channel Triple Material Gate-Double Halo (TMG-DH) DG MOSFET. For sub-threshold current and sub-threshold swing 
models, we have utilized drift-diffusion current density equation with virtual cathode concept of DG MOSFETs. The 
influence of double halo technique over gate length ratio of the three channel regions under three dissimilar gate materials 
of the device has been investigated in depth in terms of sub-threshold current and sub-threshold swing. Also, the reliance of 
sub-threshold current and sub-threshold swing on different device constraints has been scrutinized. Furthermore, the 
problem solving capability of (TMG-DH) DG MOS device over short channel effect (SCE) has been emphasized. Using 
ATLASTM Silvaco tool, verification of theoretical results has been performed with respect to the proposed model. 
Keywords: Triple Material Gate-Double Halo (TMG-DH) DG MOSFET, halo doping, short channel effect, sub-threshold 




1 Introduction  
This modern era entails small sized, high speed, low power 
and low cost semiconductor devices. In 1965, pioneer of 
Intel Organization, Gordon E. Moore observed that the 
amount of transistors placed in an integrated circuit (ICs) 
would be twice over every two years. Afterwards, this law 
has been acknowledged as Moore’s law [1]. This law is 
concerned to be factual even nowadays, but it is not 
successful to sustain perpetually, because scaling down of 
semiconductor ICs will soon come to an end. Scaling of 
complementary metal oxide semiconductor (CMOS) 
technology based devices beyond 100 nm leads to severe 
problems, such as hot carrier effect and short channel 
effect. Furthermore, the International Technology Roadmap 
for Semiconductors (ITRS) has stated that it would be a 
tough task to construct CMOS technology beyond 22 nm of 
channel length [2].  
This challenge has motivated strenuous exploration for 
another course of action to conventional planar silicon 
transistors. Therefore, the subsequent generation devices 
will be almost dependent upon non-planar device 
arrangements such as dual-gate (DG) MOSFETs [3-5]. DG 
MOSFET’s features, such as superior scalability, superior 
short-channel effect (SCE) quelling, abridged leakage 
current, enriched drive current and trans-conductance 
surpass those of conventionally designed MOSFETs [6]. 
Owing to such overpowering features, DG-MOSFETs have 
a great potential to be scaled down beyond the limits 
provided by ITRS roadmap [2]. Even though circuit 
performance of DG-MOSFET can be amended with scaling 
technique assistance, but it gives rise to reliability 
degradation and some leakage current [7]. To overcome 
such problems, and to upsurge the device rapidity and drain 
current with lessened short channel effects (SCEs) [8], 
novel device structures have to be incorporated to enrich 
the behavior of traditional DG MOSFETs. In this 
circumstance, several solutions involving various kinds of 
material and structural correction have been suggested [9-
13]. Among numerous proposed techniques, channel 
engineering techniques such as, single-halo (SH) or lateral 
asymmetric channel (LAC) and double-halo (DH), are the 
protuberant ones [14-17]. SH or LAC channel engineering 
technique demonstrates significant suppression of SCEs. 
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Also, some literatures have demonstrated the performance 
of LAC with their appropriate application in both digital 
and mixed signals [6, 17]. This technique embroils high 
doping at the proximity of source area and light doping 
close to the drain region. High doping close to the source 
region lessens the depletion thickness that results in the 
curtailed sub-threshold leakage current and improves output 
impedance. In addition, this technique resolves the problem 
of DIBL effect. Halo doping elevates the average channel 
doping concentration, and so increases the device operation 
factors, i.e. gm/Id, output resistance and intrinsic gain in 
sub-threshold region [18-19]. Thus, halo doping positive 
impact on device performance enabled it as the main 
channel engineering tool. In addition, in saturation region, 
halo doping leads to superior driving current and has a 
significantly improved threshold voltage when paralleled 
with uniformly doped device [19].  
Moreover, to suppress the problem of hot carrier effect 
(HCE) generated by high electric field, gate engineering 
method can be implemented. This process involves 
replacement of gate metal by cascading different metals of 
different work-function that forms contacts. The greater 
work-function material is located on oxide layer near the 
source end and smaller work-function material is located 
for the same near the drain end. Due to the formation of 
contacts, step shaped potential gets induced. Hence, electric 
field spikes exist in the region of channel. This whole 
process recovers the SCE, carrier transit period and device 
driving ability. For further extension in gate engineering, 
straddle gate comprising three different materials was 
introduced [20]. Since side gate has lower threshold voltage 
than main gate, straddle technique results in abridged 
leakage current between source and drain. 
With such motivation of straddle gate device, tri-material-
gate-stack (TRIMAGS) MOSFET was further implemented 
in addition with the 2-dimensional analytical modelling of 
threshold voltage and channel potential [10]. In extension 
to this work, Chiang et al. [21] gave 2-dimensional model 
for sub-threshold current to scrutinize dispersal of potential 
in the channel using Poisson’s equation. Moreover, by 
accounting a service of ATLAS™ simulation tool, Razavi 
et al. demonstrated the advantages of tri-material-double-
gate (TM-DG) MOSFET over (DM-DG) MOSFET and 
DG-MOSFETs [7]. Analytical modelling of threshold 
voltage, sub-threshold current and sub-threshold swing for 
(TM-DG) MOSFET was further reported by Tiwari et al. 
and A. Tsormpatzoglou et al. [20, 22].       
Although, several papers addressed with MOSFET gate and 
channel engineering technique, no paper has handled the 
analytical modeling of the essential parameters of 
MOSFETs incorporating both channel and gate engineering 
technique. Therefore, we have reported the channel 
potential and threshold voltage compact modelling for 
Triple-Material Gate-Double-Halo (TMG-DH) DG 
MOSFET structure in our previous work [23]. Moreover, 
with an extension to our aforementioned literature, this 
paper has introduced the compact and simple analytical 
model for sub-threshold current and sub-threshold swing of 
Triple-Material-Gate-Double-Halo (TMG-DH) DG 
MOSFET structure. In this way, switching behavior of 
MOSFETs can be analyzed in a better manner. All the 
theoretical results are verified by comparing them with 
simulation results attained from ATLAS™ SILVACO 
simulation tool.  
2 Device Details 
 
Fig. 1: Schematic of (TMG-DH) DG MOSFET, where L 
( ), , and are gate length in region I, 
region II, and region III; thickness of silicon channel; 
thickness of gate oxide and pocket length, respectively. 
 
(TMG-DH) DG MOSFET device schematic under study is 
depicted in Figure 1, where length of gate is denoted 
by , gate oxide width is represented 
as , and is represented as thickness of channel. Length 
of channel is considered along the x-direction and thickness 
of channel is considered along y-direction. (TMG-DH) DG 
MOSFET front and back gate electrodes are divided into 
three different sections having lengths ,  and L3 with 
work-function ɸm1, ɸm2 and ɸm3, respectively (ɸm1 > ɸm2 > 
ɸm3). In this work, the gate section is considered to be made 
up of material tungsten di-silicide (WSi2), having the 
highest work-function ɸm1 located near the source side. It 
works as control gate of the device under consideration. 
The gate section made up of material Hf0.27Ta0.58N0.15, 
having intermediate work-function ɸm2 is located in the 
middle and termed as the first screen gate. The gate section 
made up of material Hf0.40Ta0.46N0.14, having the lowest 
work-function ɸm3 is located near the drain side and termed 
as the second screen gate. All the three sections of gate are 
tied up together to operate device by giving the same 
external gate to source supply voltage (  ). At source and 
drain end pocket, implantation is done and termed as halo 
doped regions denoted by length . These halo regions are 
heavily doped with doping concentration more than 
321 LLLL ++= sit oxt pL
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other regions doped with doping concentration . 
Therefore, channel region effective doping profile can be 
represented by  given in Eq. (1) [24]. 
                                        (1)                                   
where is the length of gate and   is the pocket length. 
 
3 Model Derivation 
3.1 Subthreshold current modeling  
For the analytical modeling of sub-threshold current, we 
have used the drift-diffusion equation with virtual cathode 
concept. Virtual cathode is defined as the smallest potential 
point in the direction of channel length. Consequently, 
virtual cathode plays an essential role for the purpose of 
device analytical modeling [20, 25-26]. At the point of 
virtual cathode, energy obstruction takes place. 
Subsequently, free electrons diffuse from the source and 
then are swept into the drain forming the subthreshold drain 
current [20, 25–26]. In our earlier work [23], virtual 
cathode potential ( ) [20] for short channel (TMG-
DH) DG MOSFET has been derived. Two-dimensional 
channel potential for the three sections of the channel was 
given as in Eq. (2) [23]- 
;       (2)                                                                                                                                                                                                     
  
                         (3) 
where   is the ratio of oxide capacitance to 
channel capacitance , where  and  are the 
permittivity of the gate oxide and silicon. , and  are 
defined as- 
, ,   and the 
characteristic length related with the centre channel 
potential is equal to  . Mn and Nn are unknown 
coefficients that have been attained with the support of 
boundary conditions as given from Eq. (A) to Eq. (F) - 
 
                                                    (A) 
                                              (B)                                                                                     
       
(C)                                                                                     
                                                                                                           
                                                     
(D)                                                                                     
                                                                                                                                                                                                                                                                                     
                                             
(E)
                                                                                                                                                                                               
      (F)
 
 
In Eq. (4), the resultant expression for virtual cathode 
potential can be formulated as [23]- 
 
                                                    (4) 
 
where  is the smallest potential point 
lengthwise of the channel, that can be attained by solving 
which in turn provides Eq. (5) and Eq. (6) 
[27].   
                                               (5) 
                                                                                 
                                                          
        (6) 
where signifies flat band voltages, and n is the 
characteristic length of center potential. Now, Pao–Sah’s 
double integral [21], the sub-threshold current ID for short-
channel (TMG-DH) DG MOSFET can be given by Eq. (7). 
                             (7) 
where  is the free carrier mobility and is the charge 
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                       (8) 
where is the thermal voltage. For the reason that the 
sub-threshold leakage generally arises in the virtual cathode 
point,  [25], Eq. (8) can be modified as given in Eq. 
(9) [20] 
                    (9) 
Due to complex nature of , it can be said that Eq. (9) 
is the complex function that cannot be analytically realized. 
However, it is remarkable that in undoped or lightly doped 
channel cases, the sub-threshold carrier’s conduction 
restricts close to the center of channel. For the given 
circumstance, the effective conduction path can be defined 
as [22]. Holding the benefit of the above fact, Eq. 
(9) can be further solved as given in Eq. (10)- 
 
                                                                                        
(10) n=1, 2, 3 
Substituting the value of   into Eq. (7), we get the sub-
threshold current ID as in Eq. (11)- 
                                           (11) 
Due to the inherent step potential profile in short-channel 
(TMG-DH) DG MOSFET, the potentials of section II and 
III are greater than section I and so the first term of the 
denominator will have more impact and Eq. (11) can be 
reformed as in Eq. (12) 
  
  (12) 
The starting material is a computer, an internet connection, 
and large quantity of time and coffee. 
3.2 Sub-threshold swing model 
As we know, sub-threshold 
current , where is the Fermi 
potential, sub-threshold swing S of (TMG-DH) DG 
MOSFET can be written as [25]- 
 (13)                                                
The effective conduction path of the sub-threshold 
conduction is at and , Eq. (13) can be generalized 
as [28]- 
          (14)                                                                           
Now, Eq. (6) is differentiated with respect to , we 
obtain Eq. (15)- 
                      (15)                                                    
where, 
     (16) 
By utilizing Eq. (14) and Eq. (16), sub-threshold swing (S) 
for short-channel (TMG-DH) DG MOSFET can be written 
as in Eq.17.  
                                                                                         (17) 
3 Results and Discussion 
This section involves detailed analysis and discussion of the 
double halo technique and its impact on the performance of 
(TMG-DH) DG MOSFET. In this paper, we have 
investigated, analyzed and compared the theoretical results 
of sub-threshold current and sub-threshold swing of (TMG-
DH) DG MOSFET structure with its numerical simulation 
results utilizing the ATLAS™ simulation tool [29]. For 
transportation of carriers, drift diffusion models are 
involved because they are simple and appropriate for Nano-
channel devices [20, 30]. In addition, Poisson’s equation 
with recombination model and constant field mobility 
model are also employed for the analysis of electric field 
distribution. Parameters taken for the designing of (TMG-
DH) DG MOSFET are described in Table. 1. 
Figure 2 depicts the impact of gate length ratio ( ) 
on sub-threshold current  with respect to gate to 
source voltage . The result indicates that the control 
gate length increases, and a significant decrement occurs 
in the sub-threshold leakage current due to the involvement 
of long channel properties caused by an extended control 
gate length. Moreover, we have compared the theoretical 
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numerical data. They showed consistency with each other. 
In Figure 3, we have scrutinized the behavior of sub-
threshold current  with respect to  on the 
variation of channel length (60 nm, 90 nm, 120 nm) of the 
device. For such investigation, we have fixed the gate 
length ratio ( ) to (1:1:1), to 10 nm, to 2 nm 
and drain to source voltage  to 0.1 volt. The graph 
shown in Figure 3 exemplifies that as we increase the 
channel length L, sub-threshold leakage current slope 
increases and value decreases. This qualifies the device for 
better switching applications. Furthermore, we have 
compared the theoretical results of (TMG-DH) DG 
MOSFET structure with the numerical data at various 
channel length L. They showed consistency with each 
other. In Figure 4, we have examined the mutation in sub-
threshold current  with respect to  by varying 
thickness of the gate oxide from 2 nm to 3 nm. In this case, 
we have kept gate length ratio ( ) to 1:1:1, to 10 
nm, drain to source voltage  to 0.1 volt and L to 60 
nm. The result manifests that large value of pushes the 
sub-threshold leakage current to the highest value. The fact 
behind this behavior is that as broadens, the control of 
gate over channel weakens because of the deterioration of 
gate electrostatics in the channel region. In Figure 5, by 
keeping the same parameters as taken in Figure 4 and fixing 
tox 2 nm, we have varied the thickness of silicon channel 
from 15 to 20 nm. It is quite evident that as sub-threshold 
leakage increases, current increases due to abated channel 
electrostatics and lower threshold voltage [23]. 
In scaled devices, the drain control over the charges of 
channel region upsurges resulting in enlarged sub-threshold 
swing. Also, Tiwari et al. [20] reported that DM-DG 
MOSFETs have greater sub-threshold swing than TM-DG 
MOSFETs so they are more susceptible to SCE. Thus, TM-
DG MOSFETs have been recommended since then. 
However, there is some plausibility of SCE in TM-DG 
MOSFETs that can be abridged by halo technique. Single 
halo improves the SCE up to some more extent as reported 
by [14]. For further augmentation, when double halo 
technique was incorporated, it gave a noticeable declination 
in sub-threshold swing. Thus, the overall device 
performance improved. 
Moreover, from Figure 6 to Figure 8, we have observed the 
behavior of sub-threshold swing in scaled TM-DG-DH 
MOSFET. In Figure 6, oxide thickness is varied from 2 nm 
to 3 nm against gate length L by fixing  to 1:1:1, 
to 20 nm, to 0.1 volt and other doping parameters to 
the same value as illustrated in Table 1. The graph indicates 
that greater value of results in high sub-threshold 
swings; that is exactly the same as the impact of  on 
TM-DG MOSFETs [20]. Therefore, it can be understood 
that (TMG-DH) DG MOSFET accomplishes long channel 
characteristics at somewhat lesser channel length compared 
to the MOS device with wider gate oxide. 
 
Table 1: Parameters involved for the designing of (TMG-
DH) DG MOSFET. 
S. N. Parameter Value 
1. (work-function of control gate 
material WSi2 ) 
4.8 
eV 
2. (work-function of first screen gate 
material Hf0.27Ta0.58N0.15 ) 
4.6 
eV 
3. (work-function of second screen 
gate material Hf0.40Ta0.46N0.14 ) 
4.4 
eV 








6. (doping concentration of the 
source and drain regions) 
1*1020 
cm-3 
Fig. 2: Subthreshold current (ID) variation with gate to 
source voltage (VGS), with L1:L2:L3 as a constraint. 
 
Fig. 3: Demonstration of subthreshold current (ID) with 
gate to source voltage (VGS), with channel length L as 
constraint. 
( )DI GSV
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Fig. 4: Subthreshold current (ID) variation with gate to 
source voltage (VGS) for different gate oxide thickness tox. 
Fig. 5: Subthreshold current (ID) variation with gate to 
source voltage (VGS) for different silicon channel thickness 
tsi. 
 
Fig. 6: Subthreshold swing variation (S) with channel 
length L for different gate-oxide thickness tox.  
 
Fig. 7: Subthreshold swing variation (S) with channel 
length L for different silicon channel thickness tsi. Thicker 
silicon body is responsible for degrading the switching 
characteristics. 
 
Fig. 8: Demonstration of subthreshold swing variation (S) 
with channel length (L) with L1:L2:L3 as a variable 
parameter. 
Thinner tox is required for better switching characteristics. 
Similarly, Figure 7 indicates that there are somehow the 
same reasons for high sub-threshold swing at high value 
of by fixing some parameters, such as  = 2 nm 
and :: 1: 1: 1. Furthermore, Figure 8 depicts the 
impact of gate length ratio ( ) on sub-threshold 
swing  with respect to device channel length (L). At 
higher gate length ratio, sub-threshold swing diminishes. 
Also, the analytical models are consistent with the 
theoretical results in all the cases considered above for 
proper scrutiny. 
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10 nm, it becomes inevitable to tunnel the electrons from 
source end to drain end through channel [31, 32]. As a 
consequence, transport of carrier on this length scale is 
basically ballistic. However, we have designed the device 
comprising the model having minimum channel length of 
30 nm. Therefore, the present device does not account the 
effect of source to drain tunneling. Nevertheless, for the 
present model, it is one of the seeming limitations. In 
addition, the present model for sub-threshold swing and 
sub-threshold current of TM-DG-DH MOSFET does not 
contain the channel doping effect because we have 
considered  [10, 26], which only depends upon  
in this model, but it varies with the channel doping 
concentration, as well. 
5 Conclusions 
In this paper, we have demonstrated the model of sub-
threshold current and sub-threshold swing for (TMG-DH) 
DG MOSFET. The influences of double halo technique on 
sub-threshold parameter have been explored in depth. After 
appropriate investigation of the MOS device under study, 
we can conclude that for favorable sub-threshold 
conduction behavior, control gate length should be greater 
than length of screen gates. Also, we have found that the 
present model consistent with the theoretical results of the 
device. Moreover, to generate fully-analytical model for the 
present device, it was supposed that conduction of sub-
threshold current is along the halfway point of the upper 
and lower of the channel, i.e. and , 
respectively. Quantum–mechanical effects (QME) are not 
involved in the current model because it is inappropriate for 
silicon channel thickness greater than or equal to 10 nm. 
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